Design and Simulation of 64-Point FFT Using Radix-4 Algorithm for OFDM Applications


K. Sarath Chandra Varma¹, Ch. Kranthi Kumar², K. Sravan kumar³, D. Sharat Chandra varma⁴, N.Rajasekhar⁵

^{1,2,3,4,5:} Department of Electronics & Communications Engineering ,Lendi Institute of Engineering and Technology, Affiliated to JNTU Kakinada.

Abstract: OFDM technology promises to be a key technique for achieving the high data capacity and spectral efficiency requirements for wireless communication systems in future. Fast Fourier transform (FFT) processing is one of the key procedures in popular orthogonal frequency division multiplexing (OFDM) communication systems. A parallel and pipelined Fast Fourier Transform (FFT) processor for use in the Orthogonal Frequency division Multiplexer (OFDM). Unlike being stored in the ROM, the twiddle factors in our pipelined FFT processor can be accessed directly. The radix 4 FFT is proposed. Finally, the pipelined 64-point FFT processor can be completely implemented using Xilinx 13.2 software.

I. Introduction

The Fast Fourier Transform (FFT) are essential in the field of digital signal processing (DSP), widely used in communication systems, especially in orthogonal frequency division multiplexing (OFDM) systems. A computationally efficient version of the DFT is known as the Fast Fourier Transform (FFT) and is commonly used to reduce the computational burden transmitter chip. There are various algorithms to implement FFT, such as radix-2, radix-4 and split-radix with arbitrary sizes. Radix-4 is another FFT algorithm which was to improve the speed of functioning by reducing the computation; this can be obtained by change the base to 4. For a same number if base increases the power/index will decreases. For radix-4 the number of stages are reduced to 50% since $N=4^3$ ($N=4^M$) i.e. only 3 stages. Radix-4 is having four inputs and four outputs and it follows in-place algorithm.



The digital baseband parts of an OFDM transceiver, is shown in Figure. The basic idea of OFDM[2] is to divide the available spectrum into N orthogonal subchannels. In the mapper, data is converted to signals located in the frequenc domain where each subchannel is assigned one signal. The signals are then transformed to the time domain with the inverse fast Fourier transform (IFFT). The FFT is an efficient method to implement the DFT algorithm, based on a divide and conquer approach. The last digital part of the transmitter inserts a cyclic extension to remove the effects of intersymbol interference (ISI) and interchannel interference (ICI). The FFT and the IFFT[7]of length N, is defined by the equations

$$\label{eq:constraint} \boldsymbol{x}_{i} = \left(\frac{1}{N}\right) \sum_{k=0}^{N-1} \boldsymbol{X}_{k} \, \boldsymbol{W}_{N}^{-ki} \text{, } \boldsymbol{0} \leq k < N$$


Design and Simulation of 64-Point FFT Using Radix-4 Algorithm for OFDM Applications

$$X_k = \sum_{i=0}^{N-1} x_i \: W_N^{ki} \text{, } 0 \leq k < N$$

Where, I is the sample index and K is subcarrier index.

III. Radix-4

- The Radix-4 algorithm decompose a N-point DFT into four (N/4)-point DFT .
- Radix-4 algorithm requires only half as many stages as radix-2 requires .
- No. of stages in radix 4 are $\log_4 N$.
- This involves $(3N/8) \cdot \log_2 N$ complex multiplication and $(3N/2) \cdot \log_2 N$ complex additions.
- N/4 butterflies are used in each of $(\log_2 N)/2$ stages, which is one quarter the number of butterflies in a radix-2 FFT.
- The radix-4 butterfly is consequently larger and more complicated than a radix-2 butterfly.
- Addressing of data and twiddle factors is more complex.
- Radix-4 FFT requires fewer calculations than a radix-2 FFT.
- Radix-4 FFT is significantly faster than radix-2 FFT.
- A radix-4 FFT combines two stages of a radix-2 FFT into one, so that half as many stages are required.
- The overall number of operations is lower.






Fig 3.2 : 64point DIT FFT in Radix-4

IV. Simulation Results

The proposed FFT block of signal length 64 is been simulated and synthesised using the Xilinx Design Suite 13.2. The RTL block thus obtained for the decimation in frequency domain radix -4 Fast Fourier transform algorithm which is same as time domain is shown - Fig 4.1

JSE Project Navigator (O.61xd) - D:\ft64point\ft64point.xise - [BI	JTTERFLY16 (Tech1)]			_ 🗉 🗙
🗟 File Edit View Project Source Process Tools Window	Layout Help			_ # ×
<u>></u> 200 X 0 0 X 0 0 X 0 0 0 0 0 0 0 0 0 0 0	3 🔽 5809 🕫 🕨 🕨	E 📌 💡		
Design 6 x View © 第 Implementation 第 Simulati Hierarchy Image: Simulation 1 Image:		14. 	BUTTERFLY16.ngc1 2 2 BUTTERF	2014 6 / 75-451
	BUTTERLY16.vhd 🔄 🐉 BUTTERFLY	16.ngr:1 🔄 📓 BUTTERHLY16 (KTL1)	BUTTER-LY16.ngc:1	
View by Category Design Objects of Top Level Block			Properties: (No Selection)	++□ ₽ ×
Instances A Pins A	Signals *	Name	* Value	
Console 🔇 Errors 🔔 Warnings 🙀 Find in Files Results 📰	new by Category			[1740,2940]
🔞 🙆 🌖 🙆 🗳 🍔 🕽			- 🖡	8:49 AM 3/25/2015

The RTL view of the butterfly structure obtained after the simulation of the 64-point FFT block, Decimation in frequency domain which is same as time domain is shown next and also the internal architechture of the butterfly block is shown. Fig

ISE Project Navigator (0.61xd)	- D:\fft64point\fft64point.xise -	(BUTTERFLY16 (RTL1))				- 0 - X
File Edit View Project S						- 1
□ \$ B \$ \$ 0 0 1	K 10 01 - 77881	B BEDR	142 1	· z 🖌 🖓		
Design	ex K		pant	Area Area		
👔 View 🗑 🌐 Implementati 🖒 🔛	Source Street					
Hierarchy	24					
fft64point	0>					
pjct - Behavioral (p	1			- Contraction		
0	acroud)			1000	Server Johnson	
1						
· ·	* 10 m					
No Processes Running	DV.					
Processes: BUTTERFLY16 - BU	UTTE * 8.			المحيد المالية		
E Design Summary/R	ер., 🧾 🙂					
📧 🖻 🎾 Design Utilities	- 0					
User Constraints						
View RTL Schem	atic 🔳					
View Technology						
> Start 🔄 Files 🐧 Ubraries	🥟 ISE Design Suite Info	Center 🔲 🔳 Design Summ	hary (New)	BUTTERLY16.vt	d 🔲 🌮 BUTTERFLY16.ngr:1 🔲 🛃 BUTTER	RFLY16 (RTL1)
View by Cabegory						*0#
	Design Objects of Top Level Bk	ck			Properties of Signal: od4(0:3)	
Instances *	Pins	Signals		Name	 Value 	
🕀 👗 BUTTERFLY16	BUTTERFLY16	@ ~ od3(0:3)	-	Name	od4(0:3)	
		⊕ ~ 0d4(03)	*			
Console 😳 Errors 1 War	nings 🙀 Find in Files Results 🔳	View by Category				
						[7500.1752
	a 2 13	<u>></u>				- 🔂 📕 848 AM
						3/25/2015

DOI: 10.9790/2834-10233540

ISE Project Navigator (0.61xd)	- D:\fft64point\fft64point.xise - [B	UTTERFLY16 (RTL1)]			😑 🗊 🗙
File Edit View Project Si	ource Process Tools Window	Layout Help			-171
D>0414 X00>	(19 01 - 77 BB7	8 🖂 BEDR / K 🕨	· = 🗶 💙		
Vesco ∰ Implementation ∰ Vesco ∰ Implementation ∰ Hierarchy 	UTTEFR CLVND) Du TTTE * 0 C S *	enter 🔄 🗶 Design Summary (New)		SUTTERSVISAngri C	16 (RTL)
View by Category	Design Objects of Top Level Bloc			Properties of Signal: od4(0:3)	*****
	and the second se	1	in a second s		
Instances *	Pins	agnas	Name	- Value	
⊕ ♣ BUTTERFLY16	⊕ Å BUTTERFLY16	⊕ ~ od3(0:3) ⊕ ~ od4(0:3) *	Name	od4(0:3)	
Console 😳 Errors 1 Marr	ings 🙀 Find in Files Results 📰	View by Category			(5812.6404
	A				and the second se
1 Ce 🧿	C 🥑 🚐 🛛	> 14			- N 1/25/2015

Fig:4.2 Internal Architecture of The Butterfly Component

Messages		
Abutterfly 16/a	0000000100100011	0000000100100011010001010110011110001001101
	11111111111111111	111111111111111111111100000000000000000
Autterfly 16/x0	-2	52
	-2 12	12
	-2	-2
	-12	-12
	-2	-2
	0	Q
	0	0
/butterfly16/x7	0	0
	0	0
	0	Q
Autterfly 16/x10	0	0
Author By 16/x11	-12	-12
	-12	-12
Author By 16/x 13	0	0
	0	Q
/butterfly16/x15	e	0
Autter By 16/x 16	0	0
butterfly16/x17	0	0
	0	0
/butterfly16/x19	0	0
Abutter fly 16/x20	-2	-2
Autterfly16/x21	12	12
	-2	-2
	-12	-12
Abutterfly 16/x24	-12	-12
Now	1000 ps	100 ps 200 ps 3

Fig:4.3

Nov	10	100	 	
/butterfly16/x50 /butterfly16/x51	0	0		
/butterfly 16/x49 /butterfly 16/x50		0		
butterfly 16/x48	0	0		
butterfly 16/x47		0		
butterfly 16/x46	0	0		
/butterfly 16/x45	0	0		
	1000	-6		
/butterfly 16/x43	-3 -6	-3		
butterfly 16/x42	11	11		
/butterfly16/x41	-3	-3		
	15	15		
/butterfly 16/x39	0	0		
	0	0		
butterfly 16/x37	0	0		
/butterfly16/x36	0	0		
butterfly 16/x35	0	0		
	0	0		
Idutterfly 16/x33	0	0		
butterfly 16/x32	-12	-12		
/butterfly16/x31	-12	-12		
/butterfly16/x30	0	0		
🚽 🎝 /butterfly16/x29	0	0		
	0	0		
	0	0		
🚽 hutterfly 16/x26	0	0		
) 🔷 /butterfly16/x25	0	0		

1

Noi	v 1000 ps	100 ps	200 ps	300 ps	400.ps
🛛 🍫 /butterfly 16/e	1111100010011010	111110001001101010	111100110111101111	100010011010101111	10011011111
😽 /butterfly 16/d	10000000000 100 10	1000000000001001000	110100010101100111	10001001101010111	10011011110
🛯 🎝 /butterfly 16/c	10001001101010111	100010011010101111	001101111011110000	000 100 1000 1 10 1000	10101100111
🖬 🤣 /butterfly16/b	0000000100100011	000000010010001101	000101011001111000	1001101010101111001	10111101111
butterfly 16/x63	0	0			
/butterfly16/x62	0	0			
	4	-4			
🛃 🤣 /butterfly 16/x60	18	18			
🛃 /butterfly 16/x59	0	0			
butterfly 16/x58	0	0			
	0	0			
🖌 /butterfly 16/x56	0	0			
	0	0			
Jutterfly 16/x54	-1	-1			
butterfly 16/x53	-1	51			
Joutterfly 16/x52	-13	-13			
Joutterfly 16/x51	-12	-12			

Fig: 4.3(Simulation results)

- Simulation results, 64-point radix-4 DIT-FFT Total time- 7.666ns (6.004ns logic, 1.662ns route)

eson ex		 P P P P P P P P P Design Overview 	8 1	5 FR FIT	0	BUTTERFLY16 Proj				
View 🗇 🛱 Implementati 🖉 🔣 Simulat	2.4	Summary	100	Project File:	fft64point.xise		r Errors:		No Errars	
Behavioral		108 Properties		Project He: Module Name:	RUTTERFLY16		r Errors: mentation St	-	No Errors Santhesized	
Hierarchy		Module Level Utilization Timing Constraints	n =	Target Device:	xc7x30t-3csg324		Errors:	ates	No Errors	
ftt64point	S	- [] Timing Constraints - [] Pinout Report		Product Version:	15E 13.2		Warnings:		1 Werning (1	
B □ xc7a30t-3csg324	100	- D Clock Report		Design Goal:	Ealanced		Routing Res	a direct	1 weening (1	1999J
BUTTERFLY16 - BUTTEFRLY		C Static Timing		Design Strategy:	Xilinx Default (u	the second s	Timing Const			
pjct - Behavioral (pjct.vhd)	10	Errors and Warnings		Environment:	System Settings		Final Timing			
		 Parser Messages Synthesis Messages 		carrie contant.	STROUG STORE DE		These raising			
No Processes Running		- Translation Messages			Denina Utili	ration Summary (estin	and walking	i.		11
	4	D. Blace and Route Macra	*	Logic Utilization	Derice den	Used	Available		tilization	
Processes overthe eras partient	1.1	Design Properties		Number of Skce LUTs		45		21000		23%
E Sim Simulator		Enable Message Filtering	(m)	Number of fully used LUT-F	F peirs		0	4944		0%
Simulate Behavioral		Optional Design Summary Cont	· =	Number of banded 308s		10	24	210		487%
		Show Clock Report Show Failing Constraints		Number of DSP48E1s			46	80		60%
		Show Warnings						0.00		
Start 🚺 Files 🚺 Libraries		Show Frroms ISE Design Suite InfoCents	-	DIE	Design Sum	an avia	0			
rs										*0
oject Navigator (0.61xd) - D.\/ff64pc Edit View Project Source Pro									- 1616	1/3/2011
Edit View Project Source Pro	cess »	54point.xise - [Design Summary Tools Window Layout He * ア 8 8 ア 8 ア 1	elp	0 /8 × 1	•			_		1/15/2011
Edit View Project Source Pro	cess >	54point.xise - [Design Summary Tools Window Layout He P B B P P P F F F F F F F F F F F F F F			11.	lization Summary (et				1/25/2013
dit View Project Source Pro	cess P D	54point.xise - [Design Summary Tools Window Layout He P P P P P P P P P P P P P Design Overview		Logic Utilization	11.	Ization Summary (er Used	Availa	able	Utilization	1/25/2013
Edit View Project Source Pro	cess	64point.xise - [Design Summary Tools Window Layout He Preign Overview Summary D08 Properties D08 Properties D08 Properties D08 Properties D08 Properties D08 Properties D08 Properties		Logic Utilization Number of Sice LUTs	Device Uti		4944	able 210	Utilization 00	2/25/2013
dit View Project Source Pro Project Source Pro Pro Project Source Pro Pro Project Source Pro Pro Pro Pro Pro Pro Pro Pro	cess 	64point.xise - [Design Summary Tools Window Layout He P & B & A & A Summary DioB Properties Module Level Utilization 	elp	Logic Utilization Number of Sice LUTs Number of fully used LUT-9	Device Uti		4944 0	able 210 45	Utilization 00 44	2/25/2013
dit View Project Source Pro View Pro View Project Source Pro View Project Source Pro View Pr	cess P D	S4point.xise - [Design Summary Tools Window Layout He * 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	elp	Logic Utilization Number of Sice LUTs Number of fully used LUT-1 Number of bonded 208s	Device Uti		Availa 4944 0 1024	able 210 45 2	Utilization 00 44	
dit View Project Source Pro View Pro View Project Source Pro View Project Source Pro View Pr	eess P	S4point.xise - [Design Summary Tools Window Layout Hel P 29 29 20 20 20 Properties 108 Properties Module Level Utilization - Timing Constraints - P Pinut Report - Cock Report - Static Timing	elp	Logic Utilization Number of Sice LUTs Number of fully used LUT-9	Device Uti		4944 0	able 210 45 2	Utilization 00 44	175./2013
dit View Project Source Pro	eess P	S4point.sise - [Design Summary Tools Window Layout Hel	elp	Logic Utilization Number of Sice LUTs Number of fully used LUT-1 Number of bonded 208s	Device Uti	Used	Avail: 4944 0 1024 48	able 210 45 2	Utilization 00 44	1/25/2013
dit View Project Source Pro	eess P	64point.vise - [Design Summary Tools Window Layout He		Logic Utilization Number of Sice LUTs Number of fully used LUT-4 Number of DSP48E1s	Device UE	Used	Avail: 4944 0 1024 48	ablee 210 45 2	Utilization 00 44 10 80	
dit View Project Source Pro	eess P	Sépoint.sise - [Design Summary Tools Window Layout Hel Bargio Overview Dispino Verview Dispino		Logic ULEzation Number of Sice LUTs Number of fully used LUT-1 Number of D5F48E1s Report Name	Device Uti F pairs Status	Used Detailed Report Generated	Avail: 4944 0 1024 48 5	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro ************************************	eess P	64point.sise - [Design Summary Tools Window Layout He		Logic Utilization Number of Sice LUTs Number of fully used LUT-1 Number of fully used LUT-4 Number of DSP48E1s Report Name Synthesis Report	Device UE	Used	Avail: 4944 0 1024 48 5	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 80	
dit View Project Source Pro dit View Project Source Pro di Inplementato di Simusti oral oral oral oral oral oral oral oral Oral Di Terretry Di Charlente oral Di Charlente oral Di Charlente Di Ch		64point.sise - [Design Summary Tools Window Layout He		Logic Utilization Number of Sice LUTs Number of fully used LUT4 Number of DorMeEls Number of DSP48Els Report Name Synthesis Report Translation Report	Device Uti F pairs Status	Used Detailed Report Generated	Avail: 4944 0 1024 48 5	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro	Cess 	Sépoint.sise - [Design Summary Tools Window Layout He Segin Overview DS Properties DOS Properties Module Level Utilization Timing Constraints Pinout Report Static Timing Trors and Warnings Reserve Messages Translation Messages Translation Messages May Messages Reserve Rever Messages Enable Message Filtering		Logic Utilization Number of Sites LUTs Number of fully used LUT-1 Number of DSP48E1s Number of DSP48E1s Report Name Santhasis Report Translation Report Nap Report	Device Uti F pairs Status	Used Detailed Report Generated	Avail: 4944 0 1024 48 5	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro dit View Project Source Pro di Inplementato di Simusti oral oral oral oral oral oral oral oral Oral Di Terretry Di Charlente oral Di Charlente oral Di Charlente Di Ch	Cess 	64point.xise - [Design Summary Tools Window Layout He		Logic UKBration Number of Silce LUT's Number of Disfuel LUT's Number of DISF48ELs Number of DISF48ELs Number of DISF48ELs Number of DISF48ELS Number of DISF48ELS Report Hame Translation Report Nap Report Nap Report Nap Report	Device Uti F pairs Status	Used Detailed Report Generated	Avail: 4944 0 1024 48 5	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro dit View Project Source Pro di Inplementato di Simulati oral crdy di Inplementato di Simulati oral endy ButtrERKV16 - BUTTERKV Di Classificati di ButtrERKV16 - BUTTERK Sim Simulator Sim Simulator Sim Simulator Sim Simulator Sim Simulator Sim Simulator	Cess 	Sépoint.xise - [Design Summary Tools Window Layout He		Logic Utilization Number of Silea UTI's Number of District Office Office Number of DSP48E1s Report Name Sptithiski Readet Translation Report Map Report Map Report Place and Route Report	Pervice UE	Used Detailed Report Generated	Avail: 4944 0 1024 48 5	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro dit View Project Source Pro di anglementato di Simulati ord ord di anglementato di Simulati ord ord ButtrERKV16 - BUTTERK Simulator Simula	Cess 	Summary State - Design Summary Tools Window Layout He Design Overview Summary DioB Properties Module Level Ublization Timing Constraints Pinout Resport Static Timing trons and Wennings State Timing Translation Messages Map Messages Map Messages Internation		Logic URErzation Number of Siles UTS Number of Nully used UTS Number of DSP48E1s Report Name Systhwsk Read Translation Report Name Report Price and Roste Report Price and Roste Report Price Report	Pervice UE	Used Detailed Report Generated	Avail: 4944 0 1024 48 5	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro ************************************	Cess 	64point.xise - [Design Summary Tools Window Layout He Design Overview Summary DioB Properties Module Level Utilization Timing Constraints Pinout Report DioL Report Static Timing trons and Wennings Static Timing trons and Wennings Static Timing trons and Wennings Static Timing trons and Wesages Translation Messages Translation Messages Translation Messages Translation Ressages Translation Ressages Subtex State States Static Timing Translation Ressages Subtex States Static Timing Translation Generation Show Clock Report Show Faring Constraints Show Warnings Show Faring		Logic UKBustion Number of Sites LUT's Number of DisPuBLIS Number of DISPUBLIS States of Number of DISPUBLIS Number of DISPUBLI	Device Util F pairs Status Current ort	Used Detailed Report Generated Wed Mar 25 08:47:1	Avail/ 4944 0 1024 48 5 5 2 2015 0 2 2015 0	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro ************************************	Cess 	Sépoint.xise - [Design Summary Tools Window Layout Hel Sols Window Layout Hel Sols Woodle Level Utilization DioB Properties Module Level Utilization Timing Constraints Shout Report Static Timing aros and Warnings Farsale Messages Synthesis Messages Translation Messages Synthesis Messages Map Messages Tanalation Messages Show Cock Report Show Cock Report Show Pailing Constraints Show Warnings		Logic URErzation Number of Siles UTS Number of Nully used UTS Number of DSP48E1s Report Name Systhwsk Read Translation Report Name Report Price and Roste Report Price and Roste Report Price Report	Pervice UE	Used Detailed Report Generated Wed Mar 25 08:47:1	Avail: 4944 0 1024 48 5	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro ************************************	Cess 	64point.xise - [Design Summary Tools Window Layout He Design Overview Summary DioB Properties Module Level Utilization Timing Constraints Pinout Report DioL Report Static Timing trons and Wennings Static Timing trons and Wennings Static Timing trons and Wennings Static Timing trons and Wesages Translation Messages Translation Messages Translation Messages Translation Ressages Translation Ressages Subtex State States Static Timing Translation Ressages Subtex States Static Timing Translation Generation Show Clock Report Show Faring Constraints Show Warnings Show Faring		Logic UKBustion Number of Sites LUT's Number of DisPuBLIS Number of DISPUBLIS States of Number of DISPUBLIS Number of DISPUBLI	Device Util F pairs Status Current ort	Used Detailed Report Generated Wed Mar 25 08:47:1	Avail/ 4944 0 1024 48 5 5 2 2015 0 2 2015 0	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro ************************************	Cess 	64point.xise - [Design Summary Tools Window Layout He Design Overview Summary DioB Properties Module Level Utilization Timing Constraints Pinout Report DioL Report Static Timing trons and Wennings Static Timing trons and Wennings Static Timing trons and Wennings Static Timing trons and Wesages Translation Messages Translation Messages Translation Messages Translation Ressages Translation Ressages Subtex State States Static Timing Translation Ressages Subtex States Static Timing Translation Generation Show Clock Report Show Faring Constraints Show Warnings Show Faring		Logic UKBustion Number of Sites LUT's Number of DisPuBLIS Number of DISPUBLIS States of Number of DISPUBLIS Number of DISPUBLI	Device Util F pairs Status Current ort	Used Detailed Report Generated Wed Mar 25 08:47:1	Avail/ 4944 0 1024 48 5 5 2 2015 0 2 2015 0	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro ************************************	Cess 	64point.xise - [Design Summary Tools Window Layout He		Logic UKBustion Number of Sites LUT's Number of DisPuBLIS Number of DISPUBLIS States of Number of DISPUBLIS Number of DISPUBLI	Device Util F pairs Status Current ort	Used Detailed Report Generated Wed Mar 25 08:47:1	Avail/ 4944 0 1024 48 5 5 2 2015 0 2 2015 0	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro ************************************	Cess 	64point.xise - [Design Summary Tools Window Layout He		Logic UKBustion Number of Sites LUT's Number of DisPuBLIS Number of DISPUBLIS States of Number of DISPUBLIS Number of DISPUBLI	Device Util F pairs Status Current ort	Used Detailed Report Generated Wed Mar 25 08:47:1	Avail/ 4944 0 1024 48 5 5 2 2015 0 2 2015 0	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos
dit View Project Source Pro		64point.xise - [Design Summary Tools Window Layout He Design Overview Summary DioB Properties Module Level Ublization Triming Constraints Pinout Resport Octok Report Static Timing trons and Wernings Static Timing trons and Wernings Static Timing trons and Wernings Static Timing trons and Messages Map Messages Internation Messages Internation Messages Internation Messages Internation Messages Internation Constraints Show Failing Constraints Show Varnings Show Failing Constraints Show Warnings Show Failing Constraints Show Fail		Logic UKBustion Number of Sites LUT's Number of DisPuBLIS Number of DISPUBLIS States of Number of DISPUBLIS Number of DISPUBLI	Device Util F pairs Status Current ort	Used Detailed Report Generated Wed Mar 25 08:47:1	Avail/ 4944 0 1024 48 5 5 2 2015 0 2 2015 0	106e 210 45 2 7 7 70rs Warni	Utilization 00 44 10 00 88	Infos

-: Slice logic utilization:

No of slice luts:4944 out of 21000 - 23%

Number used as logic:4944 out of 21000-23%

-Slice Logic Distribution: Number of LUT Flip Flop pairs used: 4944.

Number with an unused Flip Flop:4944 out of 4944 100% . Number with an unused LUT: 0 out of 4944 - 0% .

Number of fully used LUT-FF pairs: 0out of 4944-0% . Number of unique control sets: 0 -: IO utilization:

No of bonded IOB's: 1024 out of 210 - 487% (overmapped)

VI. Conclusion

A low power pipelined 64-point FFT processor for OFDM applications has been described in this paper using radix 4 reduce the stages, less voltage, number of additions and multiplications when compared to radix-2. From the above synthesis and simulation results of radix-4 64-points it is understandable that radix-4 having less delay in processing the input when compared with radix-2. Comparing with radix-2 algorithm, 80% of time is saved in radix-4 algorithm. As the delay time is reduced the fastness of the system is increased.

References

- Chu yu, Mao-Hsu Yen A Low power 64-point FFT Processor" IEEE Transactions on Consumer Electronics, Vol. 57, Feb 2011
 N.Kirubanandasarathy, Dr.K.Karthikeyan, VLSI Design of Mixed Radix FFT Processor for MIMIOFDM in Wireless
- Communicationl, 2011 IEEE Proceedings.
- [3]. Fahad Qureshi and Oscar Gustafson, Twiddle Factor Memory Switching Activity Analysis of Radix-22 and Equivalent.
- [4]. Jianing Su, Zhenghao Lu, —Low cost VLSI design of a flexible FFT processorl, IEEE Proceedings, April 2010
- [5]. Asmitha Haveliya, "Design and Simulation of 32-point FFT Using Radix-2 Algorithm for FPGA Implementation", IEEE Computer society, 2012
- [6]. Richard G Lyons. Understanding Digital Signal Processing. Pearson Education Inc, third dition edition, 2011
- [7]. ALAN V Oppenheim Digital Signal Processing first edition,1975.
- [8]. Richard G Lyons Understanding digital signal processing,3rd edition,2011
- [9]. James H McClellan and C Sidney Burru Computer-based Exercises for SIGANL PROCESSING using MATLAB 5. Prentice HALL,
- [10]. R.Ravi kumar, Digital Signal Processing., third dition edition, 2010.